Title: Introduction to IDDQ Testing / Edition 1, Author: S. Chakravarty
Title: Unified Methods for VLSI Simulation and Test Generation / Edition 1, Author: Kwang-Ting (Tim) Cheng
Title: Power Optimization and Synthesis at Behavioral and System Levels Using Formal Methods / Edition 1, Author: Jui-Ming Chang
Title: VLSI Signal Processing Technology / Edition 1, Author: Magdy A. Bayoumi
Title: Systematic Design of Analog IP Blocks / Edition 1, Author: Jan Vandenbussche
Title: Hierarchical Modeling for VLSI Circuit Testing / Edition 1, Author: Debashis Bhattacharya
Title: IDDQ Testing of VLSI Circuits / Edition 1, Author: Ravi K. Gulati
Title: Reuse Techniques for VLSI Design / Edition 1, Author: Ralf Seepold
Title: Multi-Level Simulation for VLSI Design / Edition 1, Author: D.D. Hill
Title: Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation: 15th International Workshop, PATMOS 2005, Leuven, Belgium, September 21-23, 2005, Proceedings / Edition 1, Author: Vassilis Paliouras
Title: Switch-Level Timing Simulation of MOS VLSI Circuits / Edition 1, Author: Vasant B. Rao
Title: Systematic Design of Analog IP Blocks / Edition 1, Author: Jan Vandenbussche
Title: Timing Optimization Through Clock Skew Scheduling / Edition 1, Author: Ivan S. Kourtev
Title: High-Performance Digital VLSI Circuit Design / Edition 1, Author: Richard X. Gu
Title: Cellular Neural Networks and Analog VLSI / Edition 1, Author: Leon Chua
Title: Statistical Performance Analysis and Modeling Techniques for Nanometer VLSI Designs / Edition 1, Author: Ruijing Shen
Title: Symbolic Analysis and Reduction of VLSI Circuits / Edition 1, Author: Zhanhai Qin
Title: Legacy Data: A Structured Methodology for Device Migration in DSM Technology / Edition 1, Author: Pallab Chatterjee
Title: Introduction to VLSI Process Engineering / Edition 1, Author: Y. Naka
Title: Test and Diagnosis for Small-Delay Defects / Edition 1, Author: Mohammad Tehranipoor

Pagination Links