Title: Legacy Data: A Structured Methodology for Device Migration in DSM Technology / Edition 1, Author: Pallab Chatterjee
Title: Layout Optimization in VLSI Design / Edition 1, Author: Bing Lu
Title: Languages for System Specification: Selected Contributions on UML, SystemC, System Verilog, Mixed-Signal Systems, and Property Specification from FDL'03 / Edition 1, Author: Christoph Grimm
Title: Introduction to VLSI Silicon Devices: Physics, Technology and Characterization / Edition 1, Author: Badih El-Kareh
Title: Introduction to VLSI Process Engineering / Edition 1, Author: Y. Naka
Title: Introduction to Microelectronic Fabrication: Volume 5 (Modular Series on Solid State Devices) / Edition 2, Author: Richard Jaeger
Title: Introduction to IDDQ Testing / Edition 1, Author: S. Chakravarty
Title: Introduction to Formal Hardware Verification / Edition 1, Author: Thomas Kropf
Title: Introduction to Analog VLSI Design Automation / Edition 1, Author: Mohammed Ismail
Title: Interconnects in VLSI Design / Edition 1, Author: Hartmut Grabinski
Title: Integrating Functional and Temporal Domains in Logic Design: The False Path Problem and Its Implications / Edition 1, Author: Patrick C. McGeer
Title: Integrated Circuit Design: Power and Timing Modeling, Optimization and Simulation: 10th International Workshop, PATMOS 2000, Göttingen, Germany, September 13-15, 2000 Proceedings / Edition 1, Author: Dimitrios Soudris
Title: Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation: 12th International Workshop, PATMOS 2002, Seville, Spain, September 11 - 13, 2002 / Edition 1, Author: Bertrand Hochet
Title: Integrated Circuit Defect-Sensitivity: Theory and Computational Models / Edition 1, Author: Josï Pineda de Gyvez
Title: Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation: 15th International Workshop, PATMOS 2005, Leuven, Belgium, September 21-23, 2005, Proceedings / Edition 1, Author: Vassilis Paliouras
Title: Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation: 13th International Workshop, PATMOS 2003, Torino, Italy, September 10-12, 2003, Proceedings / Edition 1, Author: Jorge Juan Chico
Title: IDDQ Testing of VLSI Circuits / Edition 1, Author: Ravi K. Gulati
Title: Higher Order Logic and Hardware Verification, Author: T. F. Melham
Title: High-Speed VLSI Interconnections / Edition 2, Author: Ashok K. Goel
Title: High-Performance Digital VLSI Circuit Design / Edition 1, Author: Richard X. Gu

Pagination Links