Multicore Technology: Architecture, Reconfiguration, and Modeling / Edition 1

Multicore Technology: Architecture, Reconfiguration, and Modeling / Edition 1

ISBN-10:
1439880638
ISBN-13:
9781439880630
Pub. Date:
07/26/2013
Publisher:
Taylor & Francis
ISBN-10:
1439880638
ISBN-13:
9781439880630
Pub. Date:
07/26/2013
Publisher:
Taylor & Francis
Multicore Technology: Architecture, Reconfiguration, and Modeling / Edition 1

Multicore Technology: Architecture, Reconfiguration, and Modeling / Edition 1

$250.0
Current price is , Original price is $250.0. You
$250.00 
  • SHIP THIS ITEM
    Qualifies for Free Shipping
  • PICK UP IN STORE
    Check Availability at Nearby Stores

Overview

The saturation of design complexity and clock frequencies for single-core processors has resulted in the emergence of multicore architectures as an alternative design paradigm. Nowadays, multicore/multithreaded computing systems are not only a de-facto standard for high-end applications, they are also gaining popularity in the field of embedded computing.

The start of the multicore era has altered the concepts relating to almost all of the areas of computer architecture design, including core design, memory management, thread scheduling, application support, inter-processor communication, debugging, and power management. This book gives readers a holistic overview of the field and guides them to further avenues of research by covering the state of the art in this area. It includes contributions from industry as well as academia.


Product Details

ISBN-13: 9781439880630
Publisher: Taylor & Francis
Publication date: 07/26/2013
Series: Embedded Multi-Core Systems
Pages: 492
Product dimensions: 6.40(w) x 9.20(h) x 1.20(d)

About the Author

Muhammad Yasir Qadri, Stephen J. Sangwine

Table of Contents

Architecture and Design Flow: MORA: High-Level FPGA Programming Using a Many-Core Framework. Implementing Time-Constrained Applications on a Predictable MPSoc. SESAM: A Virtual Prototyping Solution to Design Multicore Architectures. Parallelism and Optimization: Verified Multicore Parallelism Using Atomic Verifiable Operations. Accelerating Critical Section Execution with Multicore Architectures. Memory Systems: TMbox: A Flexible and Reconfigurable Hybrid Transactional Memory System. EM2. CAFÉ: Cache-Aware Fair and Efficient Scheduling for CMPs. Debugging: Software Debugging Infrastructure for Multicore Systems-on-Chip. Networks-on-Chip: On Chip Interconnects for Multicore Architectures. Routing in Multicore NoCs. Efficient Topologies for 3-D Networks-on-Chip. Network-on-Chip Performance Evaluation Using an Analytical Method. Bibliography. Index.

From the B&N Reads Blog

Customer Reviews