VLIW Microprocessor Hardware Design: On ASIC and FPGA / Edition 1

by Lee Weng Fook

Overview

Publisher's Note: Products purchased from Third Party sellers are not guaranteed by the publisher for quality, authenticity, or access to any online entitlements included with the product.

Acquire the Design Information, Methods, and SkillsNeeded to Master the New VLIW Architecture!

VLIW Microprocessor Hardware Design offers you a complete guide to VLIW hardware design—providing state-of-the-art coverage of microarchitectures, RTL coding, ASIC flow, and FPGA flow of design. The book also contains a wide range of skills-building examples, all worked using Verilog, that equip you with a practical, hands-on tutorial for understanding each step in the VLIW microprocessor design process.

Written by Weng Fook Lee, an internationally renowned expert in the field of microprocessor design, this cutting-edge hardware design tool presents unsurpassed coverage of the latests in VLIW microprocessing. Authoritative and comprehensive, VLIW Microprocessor Hardware Design features:

• Step-by-step information on the VLIW hardware design process
• A wealth of Verilog-based designs
• ASIC and FPGA implementations
• Expert guidance on the best-known methods for RTL coding
• Over 75 detailed illustrations that clarify each aspect of VLIW design

Inside this Complete VLIW Microprocessor Toolkit

• Introduction • Design Methodology • RTL Coding, Testbenching, and Simulation • FPGA Implementation • Testbenches and Simulation Results • Synthesis Results and Gate Level Netlist

Product Details

ISBN-13:	9780071497022
Publisher:	McGraw Hill LLC
Publication date:	09/02/2007
Pages:	219
Product dimensions:	6.10(w) x 9.10(h) x 0.79(d)

About the Author

Weng Fook Lee is a distinguished Senior Memberof the Technical Staff at Emerald Systems Design Center. He holdsfourteen design patents and is the author of a previous VHDL book.

Table of Contents

Chapter 1: Introduction
Chapter 2: Design Methodology
Chapter 3: RTL Coding, Testbenching, and Simulation
Chapter 4: FPGA Implementation
Appendix A: Testbenches and Simulation Results
Appendix B: Synthesis Results and Gate Level Netlist
Bibliography
Index