Random Testing of Digital Circuits: Theory and Applications / Edition 1

Random Testing of Digital Circuits: Theory and Applications / Edition 1

by David
ISBN-10:
0824701828
ISBN-13:
9780824701826
Pub. Date:
04/08/1998
Publisher:
Taylor & Francis
ISBN-10:
0824701828
ISBN-13:
9780824701826
Pub. Date:
04/08/1998
Publisher:
Taylor & Francis
Random Testing of Digital Circuits: Theory and Applications / Edition 1

Random Testing of Digital Circuits: Theory and Applications / Edition 1

by David
$400.0
Current price is , Original price is $400.0. You
$400.00 
  • SHIP THIS ITEM
    Qualifies for Free Shipping
  • PICK UP IN STORE
    Check Availability at Nearby Stores

Overview

"Introduces a theory of random testing in digital circuits for the first time and offers practical guidance for the implementation of random pattern generators, signature analyzers design for random testability, and testing results. Contains several new and unpublished results. "

Product Details

ISBN-13: 9780824701826
Publisher: Taylor & Francis
Publication date: 04/08/1998
Pages: 500
Product dimensions: 6.00(w) x 9.00(h) x (d)

About the Author

Rene David is a Research Director at the Centre National de la recherche Scientififique working at the Instuit National Polytechnique de Grenoble, France.

Table of Contents

Random testing and built-in self-test; models for digital circuits and fault models; basic concepts and test generation methods; performance measurements for a test sequence; basic principles of random testing; random test length for combinational circuits; random test length for sequential circuits; random test length for RAMs; random test length for microprocessors; generation of random test sequences; experimental results; signature analysis; design for random testability; appendices - A - random pattern sources, B - calculation of a probability of complete fault coverage, C - finite Markov chains, D - black-box fault model, E - exact calculation of activities, F - comparing asynchronous and synchronous test, G - proofs of properties 7.1, 7.2 and 12.3, H - microprocessor Motorola 6800, I - pseudorandom testing, J - random testing of delay faults, K - subsequences of required lengths, L - diagnosis from random testing, M - conjecture about multiple faults; exercises; solutions to exercises.
From the B&N Reads Blog

Customer Reviews